

al
cond

6 wherein **each of** the source/drain terminals comprise a first implanted region, a
7 second silicide layer; a second implanted region[s] and a third silicide layer.

11

Please add new Claims 21-24.

A2

1 21. A field effect transistor, comprising:
2 a gate electrode disposed over a gate dielectric layer, the gate dielectric
3 layer disposed over a substrate;
4 a first source/drain terminal disposed in the substrate in alignment with a
5 first sidewall of the gate electrode; and
6 a second source/drain terminal disposed in the substrate in alignment
7 with a second sidewall of the gate electrode;
8 wherein the first and second source/drain terminals each comprise a first
9 silicide portion, a second silicide portion and an implanted region of the
10 substrate, such that the first and second silicide portions are disposed within the
11 implanted region and the second silicide portion is thicker than the first silicide
12 portion.

1 22. The field effect transistor of Claim 21, wherein the first silicide portion
2 comprises CoSi_2 .

1 23. The field effect transistor of Claim 21, wherein the first silicide portion
2 comprises TiSi_2 .
